

Vishay Siliconix

Dual P-Channel 20-V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	$R_{DS(on)}$ (Ω)	I _D (A)	Q _g (Typ.)		
	0.295 at V _{GS} = - 4.5 V	- 2.6			
- 20	0.420 at V _{GS} = - 2.5 V	- 2.2	1.6 nC		
	$0.560 \text{ at V}_{GS} = -1.8 \text{ V}$	- 1.9			

FEATURES

- · Halogen-free
- TrenchFET[®] Power MOSFET
- New Thermally Enhanced PowerPAK[®] SC-75 Package








ROHS

APPLICATIONS

 Load Switch, PA Switch and Battery Switch for Portable Devices







Ordering Information: SiB911DK-T1-GE3 (Lead (Pb)-free and Halogen-free)

P-Channel MOSFET P-Channel MOSFET

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V_{DS}	- 20	V	
Gate-Source Voltage	V_{GS}	± 8	v		
	T _C = 25 °C		- 2.6		
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	I _D	- 2.1		
Continuous Diain Current (1) = 130 O)	T _A = 25 °C	טי	- 1.5 ^{a, b}		
	T _A = 70 °C		- 1.2 ^{a, b}	A	
Pulsed Drain Current		I _{DM}	- 5		
Continuous Source-Drain Diode Current	T _C = 25 °C	I _S	- 2.6		
	T _A = 25 °C	'S	- 0.9 ^{a, b}		
Maximum Power Dissipation	T _C = 25 °C		3.1		
	T _C = 70 °C	P _D	2	_ w	
	T _A = 25 °C	' Б	1.1 ^{a, b}	vv	
	T _A = 70 °C		0.7 ^{a, b}		
Operating Junction and Storage Temperature Ra	T _J , T _{stg}	- 55 to 150	°C		
Soldering Recommendations (Peak Temperature) ^{c, d}			260		

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^{a, e}	t ≤ 5 s	R _{thJA}	90	115	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	32	40	- C/VV	

Notes:

- a. Surface Mounted on 1" x 1" FR4 board.
- b. t = 5 s.
- c. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SC-75 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- d. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- e. Maximum under Steady State conditions is 125 °C/W.
- f. Based on $T_C = 25$ °C.

SiB911DK

Vishay Siliconix



V _{GS(th)} Temperature Coefficient Gate-Source Threshold Voltage Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	V_{DS} $\Delta V_{DS}/T_J$ $V_{GS(th)}/T_J$ $V_{GS(th)}$ I_{GSS} I_{DSS} $I_{D(on)}$ $R_{DS(on)}$	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$ $I_D = -250 \mu\text{A}$ $V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$ $V_{DS} = 0 \text{ V, } V_{GS} = \pm 8 \text{ V}$ $V_{DS} = -20 \text{ V, } V_{GS} = 0 \text{ V}$ $V_{DS} = -20 \text{ V, } V_{GS} = 0 \text{ V}$ $V_{DS} = 5 \text{ V, } V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V, } I_D = -1.5 \text{ A}$ $V_{GS} = -2.5 \text{ V, } I_D = -1.2 \text{ A}$	- 20 - 0.4	- 19	- 1 ± 100 - 1	V mV/°C V nA	
V _{DS} Temperature Coefficient V _{GS(th)} Temperature Coefficient Gate-Source Threshold Voltage Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Drain Charge Gate-Drain Charge	$\frac{\Delta V_{DS}/T_J}{V_{GS(th)}/T_J}$ $\frac{V_{GS(th)}}{I_{GSS}}$ $\frac{I_{DSS}}{I_{D(on)}}$ $R_{DS(on)}$	$\begin{split} I_D = & -250 \ \mu A \\ V_{DS} = & V_{GS}, \ I_D = -250 \ \mu A \\ V_{DS} = & 0 \ V, \ V_{GS} = \pm 8 \ V \\ V_{DS} = & -20 \ V, \ V_{GS} = 0 \ V \\ V_{DS} = & -20 \ V, \ V_{GS} = 0 \ V, \ T_J = 55 \ ^{\circ}C \\ V_{DS} \leq & 5 \ V, \ V_{GS} = -4.5 \ V \\ V_{GS} = & -4.5 \ V, \ I_D = -1.5 \ A \end{split}$	- 0.4		± 100	mV/°C	
V _{GS(th)} Temperature Coefficient Gate-Source Threshold Voltage Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{GS(th)} /T _J V _{GS(th)} I _{GSS} I _{DSS} I _{D(on)} R _{DS(on)}	$\begin{split} V_{DS} &= V_{GS}, \ I_D = -250 \ \mu\text{A} \\ V_{DS} &= 0 \ \text{V}, \ V_{GS} = \pm 8 \ \text{V} \\ V_{DS} &= -20 \ \text{V}, \ V_{GS} = 0 \ \text{V} \\ V_{DS} &= -20 \ \text{V}, \ V_{GS} = 0 \ \text{V}, \ T_J = 55 \ ^{\circ}\text{C} \\ V_{DS} &\leq 5 \ \text{V}, \ V_{GS} = -4.5 \ \text{V} \\ V_{GS} &= -4.5 \ \text{V}, \ I_D = -1.5 \ \text{A} \end{split}$			± 100	V	
Gate-Source Threshold Voltage Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{GS(th)} I _{GSS} I _{DSS} I _{D(on)} R _{DS(on)}	$\begin{split} V_{DS} &= V_{GS}, \ I_D = -250 \ \mu\text{A} \\ V_{DS} &= 0 \ \text{V}, \ V_{GS} = \pm 8 \ \text{V} \\ V_{DS} &= -20 \ \text{V}, \ V_{GS} = 0 \ \text{V} \\ V_{DS} &= -20 \ \text{V}, \ V_{GS} = 0 \ \text{V}, \ T_J = 55 \ ^{\circ}\text{C} \\ V_{DS} &\leq 5 \ \text{V}, \ V_{GS} = -4.5 \ \text{V} \\ V_{GS} &= -4.5 \ \text{V}, \ I_D = -1.5 \ \text{A} \end{split}$		1.9	± 100	V	
Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Currenta Drain-Source On-State Resistancea Forward Transconductancea Dynamicb Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	I _{GSS} I _{DSS} I _{D(on)} R _{DS(on)}	$V_{DS} = 0 \text{ V, } V_{GS} = \pm 8 \text{ V}$ $V_{DS} = -20 \text{ V, } V_{GS} = 0 \text{ V}$ $V_{DS} = -20 \text{ V, } V_{GS} = 0 \text{ V, } T_{J} = 55 \text{ °C}$ $V_{DS} \le 5 \text{ V, } V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V, } I_{D} = -1.5 \text{ A}$			± 100	_	
Gate-Source Leakage Zero Gate Voltage Drain Current On-State Drain Currenta Drain-Source On-State Resistancea Forward Transconductancea Dynamicb Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	I _{GSS} I _{DSS} I _{D(on)} R _{DS(on)}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$ $V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$ $V_{DS} \le 5 \text{ V}, V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V}, I_{D} = -1.5 \text{ A}$	5			nA	
On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	I _{D(on)}	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$ $V_{DS} \le 5 \text{ V}, V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V}, I_{D} = -1.5 \text{ A}$	5		- 1	ļ	
On-State Drain Current ^a Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	I _{D(on)}	$V_{DS} \le 5 \text{ V}, V_{GS} = -4.5 \text{ V}$ $V_{GS} = -4.5 \text{ V}, I_D = -1.5 \text{ A}$	5			μΑ	
Drain-Source On-State Resistance ^a Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	R _{DS(on)}	V _{GS} = - 4.5 V, I _D = - 1.5 A	5		- 10		
Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	R _{DS(on)}					Α	
Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge		V - 25VI - 12A		0.242	0.295		
Forward Transconductance ^a Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge		V _{GS} = - 2.5 V, I _D = - 1.2 A		0.345	0.420	Ω	
Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	9 _{fs}	V _{GS} = - 1.8 V, I _D = - 0.18 A		0.455	0.560	†	
Dynamic ^b Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge		V _{DS} = - 10 V, I _D = - 1.5 A		3		S	
Input Capacitance Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge		26 . 2					
Output Capacitance Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	C _{iss}			115			
Reverse Transfer Capacitance Total Gate Charge Gate-Source Charge Gate-Drain Charge	C _{oss}	V _{DS} = - 10 V, V _{GS} = 0 V, f = 1 MHz		30		pF	
Total Gate Charge Gate-Source Charge Gate-Drain Charge	C _{rss}			20			
Gate-Source Charge Gate-Drain Charge	rss	V _{DS} = - 10 V, V _{GS} = - 8 V, I _D = - 1.7 A		2.6	4.0	+	
Gate-Drain Charge	Q _g Q _{gs} Q _{qd}	V _{DS} = - 10 V, V _{GS} = - 8 V, I _D = - 1.7 A		1.6	2.5	nC	
Gate-Drain Charge		V _{DS} = - 10 V, V _{GS} = - 4.5 V, I _D = - 1.7 A		0.3	2.0		
		VDS = 10 V, VGS = 1 V, ID = 1 //		0.5			
Gate Resistance	R _q	f = 1 MHz		7		Ω	
Turn-On Delay Time	t _{d(on)}	1 - 1 101112		12	20	32	
Rise Time	t _r t _{d(off)}	$V_{DD} = -10 \text{ V}, R_{L} = 7.1 \Omega$		45	70	ns	
Turn-Off Delay Time		$I_{D} \cong -1.4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_{q} = 1 \Omega$		10	15		
Fall Time		D = 1111, GEN 110 1, 11g		31	50		
Turn-On Delay Time				3	10		
Rise Time	t _{d(on)}	$V_{DD} = -10 \text{ V}, R_L = 7.1 \Omega$		25	40		
Turn-Off Delay Time		$I_{D} \cong -1.4 \text{ A}, V_{GEN} = -8 \text{ V}, R_{q} = 1 \Omega$		10	15		
Fall Time	t _{d(off)}	<u> </u>		10	15	1	
Drain-Source Body Diode Characteristics	•			10	15		
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C			- 2.6		
Pulse Diode Forward Current		10-20 0			- 2.0 5	Α	
Body Diode Voltage	V _{SD}	I _S = - 1.4 A, V _{GS} = 0 V		- 0.8	- 1.2	V	
, ,		18 - 1.7 A, VGS - U V			50		
Body Diode Reverse Recovery Time t _{rr}				25		ns	
Body Diode Reverse Recovery Charge	$I_F = -1.4 \text{ A, di/dt} = 100 \text{ A/µs, T}$	$I_F = -1.4 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, T}_J = 25 ^{\circ}\text{C}$	°C	26	50	nC	
Reverse Recovery Fall Time Reverse Recovery Rise Time	t _a t _b			19 6		ns	

Notes:


- a. Pulse test; pulse width $\leq 300~\mu s,$ duty cycle $\leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Vishay Siliconix


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics



 V_{DS} - Drain-to-Source Voltage (V)






On-Resistance vs. Junction Temperature


SiB911DK


Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Soure-Drain Diode Forward Voltage






On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified


Safe Operating Area, Junction-to-Ambient






Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

SiB911DK


Vishay Siliconix

VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see https://www.vishay.com/ppg?74475.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com